Sign in
Protection of layout designs (topographies) of integrated circuits - R. I. P.?
Book chapter

Protection of layout designs (topographies) of integrated circuits - R. I. P.?

Gunnar W.G. Karnell
Äres dem som äras bör!, pp.427-440
Eddy
2018

Metrics

1 Record Views

Details